

ELEC 3106

Study Notes

By Tommy Sailing


Semester 1 2013 – Electrical Engineering
The University of New South Wales

NOTICE:


These are my personal study notes, written as an undergraduate university student, based on the course content of ELEC 3106, 2013 and are provided only in the hope that you will find them useful for your own personal studies. They are not to be treated as a formal, peer-reviewed publication and may contain errors. As such, do not rely on these notes as a 100% reliable study source. I politely ask that these notes are not distributed outside of my website, www.tommysailing.com.

Setup time & hold time in Flip Flops

Consider a D Flip flop.




Rising edge clocked



Setup time t_{su} : just before clock edge

hold time t_h : just after clock edge.

Emitter coupled logic draws substantially more current. Bipolar.




ESD

(CMOS) $C = \frac{Q}{V}$ How many e^- do you need for V to be $-15V$? eh? across the gate.

conditions for ESD:

- * low humidity
- * rubbing surface on synthetic material.




NOTES: Week 4 - Logic Interfacing

Isolation

- Galvanic isolation means no metal conductor connecting 2 circuit boards.
- It is safest to keep power rails within the bounds of the equipment case.

→ Enter the OPTO-COUPLER

- LED chip integrated with photodiode/phototransistor, optically coupled.
- One is needed per digital channel.




The idea is to keep V_{DD2} isolated from V_{DD1} .

- Opto-couplers unfortunately are low-speed (lookbit/s, switching times 2-5ms) unless you pay lots, they use up a lot of power on the isolated side and need several passive components + buffer gate to logically interface.

Digital signals over distances


- Consider a twisted pair transmission line:



Where characteristic impedance = $Z_0 \neq R_s \neq R_L$ and time for $A \rightarrow B = T$.

↳ Reflection coefficient at load $\Gamma_L = \frac{R_L - Z_0}{R_L + Z_0}$

↳ Reflection coefficient at source $\Gamma_s = \frac{R_s - Z_0}{R_s + Z_0}$



NOTES - Week 4: Logic Interfacing

Analogue-Digital Interfacing

PROBLEMS: preventing digital switching noise from contaminating analogue signal
interfacing wide range of analogue input voltages to digital circuit


Rule #1: SEGREGATE ANALOGUE & DIGITAL CIRCUIT BLOCKS!

↳ Generating digital levels from analogue signals

↳ Always use comparator or Schmitt trigger


↳ NEVER feed analogue signals into TTL or CMOS gates.

Why? Analogue signals are SLOW, logic gates need slew rates faster than $5V/\mu s$ otherwise oscillation occurs:




↳ Generating digital signals from humans

↳ Even slower than analogue signals! Often mis-triggers clock circuits.




↳ Solution: debounce circuits


• RC: deliberately slows rise time. Input must be ST.



• SR FF:




• SHIFT REGISTER



IC, LOGIC & CMOS GATE DESIGN

Data Interchange Standards

RS-232 & RS-422 are ubiquitous. Superseded by EIA-232 & EIA-422, they are standard logic interfaces not suited to driving long lines. There is often too much reflection and has low noise immunity. So, we use these 'classic' set of standards. You can see this ugly bastard on a 90's PC:






JUST USE EIA-485,
CAN, USB or Ethernet!

and... its electrical characteristics!

	RS/EIA-232	422
Line type	unbalanced	balanced (differential)
Line impedance	N/A	$\sim 100\Omega$
Max line length	load dependant, $\sim 15m$	$L \approx 10^5 / B$ meter ($B = \text{baud}$)
Max Data rate	$\sim 20 \text{ kB/s}$	10 MB/s



NOTES : Week 4 - CMOS design

CMOS gate design




MOSFETS as circuit elements

n-channel




p-channel



• in both cases, $R_{on} = \frac{1}{\beta (V_{cc} - V_{th})}$ ← threshold voltage, not to be confused with thermal voltage!


NOTES: Week 4 - CMOS design

↳ inverter design



note that if $V_{in} = \frac{1}{2} V_{cc}$, both n- and p-channel type MOSFETs are on at the same time, resulting in a spike in current as shown below.

↳ inverter propagation delay




Assumption: time the transistor spends in saturation mode is negligible.

time constant $\tau = R_{on} \times C_L$

so $V_{out}(t) = V_{cc} (1 - e^{-t/\tau})$

∴ after some magic, $t_{PLH} = \ln(2) \times \tau$
 $t_{TLH} = \ln(9) \times \tau$

↳ building logic gates from MOSFETS



For more detail, revise ELEC 2141 notes!