

ELEC 3106

Study Notes

By Tommy Sailing


Semester 1 2013 – Electrical Engineering
The University of New South Wales

NOTICE:

These are my personal study notes, written as an undergraduate university student, based on the course content of ELEC 3106, 2013 and are provided only in the hope that you will find them useful for your own personal studies. They are not to be treated as a formal, peer-reviewed publication and may contain errors. As such, do not rely on these notes as a 100% reliable study source. I politely ask that these notes are not distributed outside of my website, www.tommysailing.com.

Week 11 - Oscillators

RC Wein Bridge




• Phase shift oscillator.

• Loop gain $V_+ \rightarrow V_o$

$$T = \left(1 + \frac{R_2}{R_1}\right) \frac{R \parallel \frac{1}{sC}}{R \parallel \frac{1}{sC} + R \parallel \frac{1}{sC}}$$

$$= \frac{1 + \frac{R_2}{R_1}}{3 + j\omega RC - \frac{1}{\omega RC}} \quad \text{imaginary part} \rightarrow 0.$$


- Loop gain $T = 1$ when $\omega = \omega_0 = \frac{1}{RC}$ and $1 + \frac{R_2}{R_1} = 3$
- Poles exist on the imaginary axis of the s-plane.



Consider:

- Is the output of the op-amp saturated (over time), so the amplitude must be controlled
- Drops in gain as output of op-amp saturates, causing distortion on your waveform. - poor single-frequency spectrum = harmonics galore.
- How do we limit amplitude without saturation on opamp output?


↳ Diodes clamping a resistor:



When $V_o \gg 0$ or $V_o \ll 0$
 D_1 or D_2 will conduct, shorting out R_1 , controlling the gain of the amplifier.

↳ Apply non-inverting amplifier topology and connect string of resistors + diode clamp to the output.


NOTES: Week 11 - Oscillators



To sustain oscillation:

- $V_0 \gg 0$ - positive peak
- When $V_0 > V_1$, D_2 will conduct
- $V_p = -V_{CC} + \frac{R_1}{R_5 + R_6} (V_0 + V_{CC})$
- $(V_1 \approx \frac{1}{3} V_0)$ ($R_2 \approx 2R_1$)
- $V_0 \ll 0$, consider V_a - negative peak.


Sinusoidal oscillator design



- Dependent on a sharp bandpass filter
- Oscillator frequency limited by:
 - ↳ op-amp gain bandwidth. ($\approx 10\text{MHz}$)
 - ↳ high frequency - R & C values are small, small capacitors may be parasitic on PCBs.
 - ↳ if using transistors \rightarrow limited by f_T (\gg op-amp gain bandwidth)

We get high frequency oscillator networks with LC networks and transistors. RC type are not suitable for GHz range of frequencies.

Generic Oscillator



KCL at nodes

$$\begin{bmatrix} y_1 + y_2 + G_1 & -y_1 + G_1 & -y_3 & 0 \\ -(y_1 + G_1 + g_m) & (y_1 + y_2 + G_1 + G_0 + g_m) & -y_2 & -G_0 \\ -y_3 & -y_2 & y_2 + y_3 & 0 \\ g_m & -(G_0 + g_m) & 0 & G_0 \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \\ V_3 \\ V_4 \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \\ 0 \\ 0 \end{bmatrix}$$

NOTES: Week 11 - Oscillators

Consider a common-emitter BJT and $V_3 = V_4$, and $G_0 = 0$

↳ this actually gives a feedback path

$$\rightarrow \begin{bmatrix} y_1 + y_2 + G_i & -y_3 \\ g_m - Y_3 & Y_2 + Y_3 \end{bmatrix} \begin{bmatrix} V_1 \\ V_3 \end{bmatrix} = \begin{bmatrix} 0 \\ 0 \end{bmatrix}$$

↳ If the circuit oscillates, we say $V_1, V_3 \neq 0$!

And the determinant must be equal to 0.

- Let $y_1 = j \frac{1}{X_1}$ $y_2 = j \frac{1}{X_2}$ $y_3 = j \frac{1}{X_3}$ (reactive elements)

→ we don't know which one is which!

→ substitute in $\Delta = (Y_1 + Y_2 + G_i)(Y_2 + Y_3) - (g_m - Y_3)(-Y_3) = 0$

and find the real part $\text{Re}\{\Delta\} = 0$ and $\text{Im}\{\Delta\} = 0$

→ this means $X_1 + X_2 + X_3$ also adds up to 0. We also extract

$$X_1 = \left(\frac{g_m}{G_i} \right) X_2 \quad \left(\frac{g_m}{G_i} \text{ is real and positive} \right)$$

↳ from X_1 & X_2 's relationship, X_2 is the same sign as X_1 .

it also means X_1 & X_2 are the same type of reactive element.

↳ as $X_3 = -(X_1 + X_2)$, X_3 must be the other kind of reactive element.

Now let $X_1 = -\frac{1}{\omega_0 C_1}$; $X_2 = -\frac{1}{\omega_0 C_2}$; $X_3 = \omega_0 L_3$.

Solving,

$$\omega_0 = \sqrt{\frac{1}{L_3} \left(\frac{1}{C_1} + \frac{1}{C_2} \right)}$$

(Collpitts
oscillator)

And for oscillation,

$$X_1 \leq \frac{g_m}{G_i} X_2 \quad \rightarrow \quad \frac{C_2}{C_1} \leq \frac{g_m}{G_i}$$

NOTES: Week 11 - Oscillators

If we make X_1 & X_2 inductive, and X_3 capacitive;

$$X_1 = \omega_0 L_1; \quad X_2 = \omega_0 L_2 \quad \text{and} \quad X_3 = -\frac{1}{\omega_0 C_3}$$

$$\omega_0 = \sqrt{\frac{1}{C_3} \left(\frac{1}{L_1} + \frac{1}{L_2} \right)} \quad \text{and} \quad \frac{L_1}{L_2} \leq \frac{g_m}{G_i} \quad (\text{Hartley oscillator})$$


• The original and traditional LC oscillators!

Non-ideal case

- Suppose inductor L has a resistance $R \rightarrow Y_s = \frac{1}{R + j\omega L}$
- Consider a Colpitts oscillator. Show $\omega_0 = \sqrt{\frac{1}{L_3} \left(\frac{1}{C_1} + \frac{1}{C_2} + \frac{G_i R}{C_1} \right)}$

• Condition for oscillation: $\frac{R}{G_i} \leq \frac{1 + g_m/G_i}{\omega_0^2 C_1 C_2} - \frac{L_3}{C_1}$

Schmitt Trigger



$$V_{out} = \begin{cases} V_{OH} \\ V_{OL} = -V_{OH} \end{cases}$$


← clamp output to avoid op-amp settling Zener voltages.

+ve saturation voltage \neq -ve saturation voltage

so, clamped, $V_{out} = \underbrace{V_2}_{\text{Zener breakdown}} + \underbrace{V_F}_{\text{forward voltage of diode}} = -V_{OL}$


$$V_{out} = V_{OH} \rightarrow V_+ = \frac{R_1}{R_1 + R_2} \times V_{OH} = V_u$$

$$V_{out} = V_{OL} \rightarrow V_+ = \frac{R_1}{R_2 + R_1} \times V_{OL} = V_L$$




NOTES: Week 11 - Oscillators

→ S.T. Oscillator





- R_1 & R_2 influence switching limits (frequency)
- $V_{OH} = -V_{OL}$ and $V_u = -V_L$



Capacitor charging & discharging

$$T = 2RC \ln \left(\frac{2R_1 + R_2}{R_2} \right)$$

→ Voltage controlled oscillator



indicative of transistor output resistance.


$$I_D = K \left[(V_{GS} - V_{th}) V_{DS} - \frac{1}{2} V_{DS}^2 \right]$$

$$\frac{1}{r_{ds}} = \frac{\partial I_D}{\partial V_{DS}} = K (V_{GS} - V_{th})$$

$$T = 2RC \ln \left(1 + \frac{2}{\beta R_2 (V_{GS} - V_{th})} \right)$$

Very large changes in V_{GS} instil large changes in the period due to it being a log function.

Precision Rectifier




Result: Half-wave rectifier.

$V_+ > V_- \dots V_{in} > 0 ? \quad V_o = v_{in}$

$V_+ < V_- \quad V_{in} < 0 ? \quad V_o = 0$ (because the diode is off)

Automatic gain control







Essential elements:

- VGA → combination of op-amp and AD5260 chip (R_2 resistor)
- Peak detector (on left) → must discriminate levels of peaks you have detected
- Comparator and up-down counter performs the above.


Input signal passes through VGA to produce an output level, fed to the peak detector, to be stabilised by the AGC circuit. The peak detector detects output level and compares with the set point (determined by resistor chain R_1, R_2, R_3). Error signals are generated from the comparison, and drive the up-down counter - which increases/decreases the AD5260 "resistance". Increase gain for weak signals and vice versa.

Monostable (one-shot)



$T = RC \ln 3$

Gilbert Multiplier



- A popular analogue multiplier. The output current is an accurate product of the differential base currents of both inputs.

- Consists of two differential amplifier stages:

- Emitter-coupled transistor pairs (Q_1/Q_2 , Q_3/Q_4) whose

outputs are connected (summing their currents). The emitter junctions are fed by the collectors of Q_5 and Q_6 , whose output currents become emitter currents for the differential amplifiers.

$$i_{c6} = \frac{I_B}{1 + e^{V_{2d}/V_T}}$$

$$i_{c5} = \frac{I_B}{1 + e^{-V_{2d}/V_T}} \quad \left(V_T = \frac{kT}{q} \right)$$

NOTES: Week 11 - Oscillators

Phase detector

Assume two signals with the same frequency but differ in phase:

$$V_1 = A \sin(\omega t)$$

$$V_2 = B \sin(\omega t + \phi)$$


multiplier output:
$$V_0 = \frac{kAB}{2} \cos(\phi) - \frac{kAB}{2} \cos(2\omega t + \phi)$$

dc output \propto phase difference through $\cos()$


remove, with LPF.

- phase difference is the output voltage! If we want $\theta_e = 0$, make $\phi = \frac{\pi}{2} = 90^\circ$.
- if small, $\theta_e \approx \frac{kAB}{2} \cdot \Delta\phi$, but may be valid for larger $\Delta\phi$.

Phase locked loop (PLL)



A PLL is a form of oscillator whose frequency is locked onto some frequency of an input signal. It is a negative feedback system. Under a locked condition, $f_o = f_i$, the phase of the 2 signals are matched, and range f_i can vary and f_o will track according before f_i and f_o , this range is called lock-in range - f_o and f_i can no longer be equal.




Dependent on components, filter and VCO.

NOTES: Week 11 - Oscillators

When PLL is not in lock:


↳ $f_o \neq f_i$

↳ when f_i enters capture range, f_o will match f_i and then get locked.



Used in communication systems, FM demodulation, clock data recovery and frequency synthesizers.

Peak detector



Operation:

- When $V_{\text{filter}} > V_B$, the amp output V_A is pulled-up to make $V_B = V_{\text{FILTER}}$.
- When $V_{\text{filter}} < V_B$, the op-amp output sinks but V_B is unchanged because of C .

So the circuit components U_1 , D and C act as an ideal peak detector.

The comparator, U_2 , detects when D is conducting (when a new peak value is found). When this happens, its output is high, triggering the one-shot. This forces one shot's output to be low, turning Q off.

When $V_A < V_B$ (so $V_{\text{filter}} < V_B$), the comparator keeps its output low.

If it's been low for more than a time T , the one shot goes high, saturating Q and discharging V_B to ground.

The resultant action is V_B holding the maximum value that V_{filter} has taken for the past T seconds.